Valeriu Beiu Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
38Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre Schmid, Sanjay Goel, Wei Wang, Valeriu Beiu, Sandro Carrara: Nano-Net - 4th International ICST Conference, Nano-Net 2009, Lucerne, Switzerland, October 18-20, 2009. Proceedings Springer 2009
37Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Basheer A. M. Madappuram, Peter M. Kelly, Liam McDaid: On Two-Layer Hierarchical Networks How Does the Brain Do This? NanoNet 2009: 231-241
36Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPeter M. Kelly, Fergal Tuffy, Valeriu Beiu, Liam McDaid: Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture Based on Quantum Devices. NanoNet 2009: 242-250
35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Walid Ibrahim, Rafic Z. Makki: On Wires Holding a Handful of Electrons. NanoNet 2009: 259-269
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWalid Ibrahim, Valeriu Beiu: A Bayesian-Based EDA Tool for Nano-circuits Reliability Calculations. NanoNet 2009: 276-284
2008
33Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Walid Ibrahim: Does the brain really outperform Rent's rule? ISCAS 2008: 640-643
2007
32Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWalid Ibrahim, Valeriu Beiu: Long Live Small Fan-in Majority Gates Their Reign Looks Like Coming! ASAP 2007: 278-283
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: Grand Challenges of Nanoelectronics and Possible Architectural Solutions: What Do Shannon, von Neumann, Kolmogorov, and Feynman Have to do with Moore. ISMVL 2007
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Walid Ibrahim, Sanja Lazarova-Molnar: What von Neumann Did Not Say About Multiplexing Beyond Gate Failures - The Gory Details. IWANN 2007: 487-496
2006
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Jabulani Nyathi, Snorre Aunet, Mawahib H. Sulieman: Femto Joule Switching for Nano Electronics. AICCSA 2006: 415-423
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMawahib H. Sulieman, Valeriu Beiu: Multiplexing Schemes in Single-Electron Technology. AICCSA 2006: 424-428
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Walid Ibrahim, Y. A. Alkhawwar, Mawahib H. Sulieman: Gate Failures Effectively Shape Multiplexing. DFT 2006: 29-40
2005
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Snorre Aunet, Jabulani Nyathi, Ray Robert Rydberg III, Asbjørn Djupdal: On the Advantages of Serial Architectures for Low-Power Reliable Computations. ASAP 2005: 276-281
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Artur Zawadski, Razvan Andonie, Snorre Aunet: Using Kolmogorov Inspired Gates for Low Power Nanoelectronics. IWANN 2005: 438-445
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Asbjørn Djupdal, Snorre Aunet: Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures. IWANN 2005: 486-493
2004
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: A Novel Highly Reliable Low-Power Nano Architecture When von Neumann Augments. ASAP 2004: 167-177
22no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid J. Betowski, Daniel Dwyer, Valeriu Beiu: A Novel Segmented Parabolic Sine Approximation for Direct Digital Frequency Synthesizers. ESA/VLSI 2004: 523-529
21no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Mawahib H. Sulieman: Optimal Practical Perceptron Addition Application to Single Electron Technology. ESA/VLSI 2004: 541-550
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMawahib H. Sulieman, Valeriu Beiu: Characterization of a 16-bit threshold logic single-electron technology adder. ISCAS (3) 2004: 681-684
2003
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Maria J. Avedillo, José M. Quintana: Review of Capacitive Threshold Gate Implementations. ICANN 2003: 737-744
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: Constructive Threshold Logic Addition A Synopsis of the Last Decade. ICANN 2003: 745-752
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSuryanarayana Tatapudi, Valeriu Beiu: Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL). IWANN (2) 2003: 49-56
16no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRazvan Andonie, Lucian Sasu, Valeriu Beiu: A Modified Fuzzy ARTMAP Architecture for Incremental Learning Function Approximation. Neural Networks and Computational Intelligence 2003: 124-129
15no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, José M. Quintana, Maria J. Avedillo: Review of Differential Threshold Gate Implementations. Neural Networks and Computational Intelligence 2003: 44-49
14no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: On Existential and Constructive Neural Complexity Results. Neural Networks and Computational Intelligence 2003: 63-72
1999
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: Neural Addition and Fibonacci Numbers. IWANN (2) 1999: 198-207
12no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Sorin Draghici, Thierry de Pauw: A Constructive Approach to Calculating Lower Entropy Bounds. Neural Processing Letters 9(1): 1-12 (1999)
1998
11no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: 2D Neural Hardware versus 3D Biological Ones. NC 1998: 36-42
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: On Kolmogorov's Superpositions and Boolean Functions. SBRN 1998: 55-60
9no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Hanna E. Makaruk: Deeper Sparsely Nets can be Optimal. Neural Processing Letters 8(3): 201-210 (1998)
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: On the circuit and VLSI complexity of threshold gate COMPARISON. Neurocomputing 19(1-3): 77-98 (1998)
1997
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: Enhanced lower entropy bounds with application to constructive learning. EUROMICRO 1997: 541-548
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Thierry de Pauw: Tight Bounds on the Size of Neural Networks for Classification Problems. IWANN 1997: 743-752
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, Sorin Draghici, Hanna E. Makaruk: On limited fan-in optimal neural networks. SBRN 1997: 19-30
1996
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, John G. Taylor: On the Circuit Complexity of Sigmoid Feedforward Neural Networks. Neural Networks 9(7): 1155-1171 (1996)
1995
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, John G. Taylor: Optimal Mapping of Neural Networks onto FPGA's - A New Constructive Algorithm -. IWANN 1995: 822-829
1994
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu, J. A. Peperstraete, Joos Vandewalle, Rudy Lauwereins: Closse Approximations of Sigmoid Functions by Sum of Step for VLSI Implementation of Neural Networks. Sci. Ann. Cuza Univ. 3: 5-34 (1994)
1988
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLValeriu Beiu: VLSI arrays implementing parallel line-drawing algorithms. Parcella 1988: 241-247

Coauthor Index

1Y. A. Alkhawwar [27]
2Razvan Andonie [16] [25]
3Snorre Aunet [24] [25] [26] [29]
4Maria J. Avedillo [15] [19]
5David J. Betowski [22]
6Sandro Carrara [38]
7Asbjørn Djupdal [24] [26]
8Sorin Draghici [5] [12]
9Daniel Dwyer [22]
10Sanjay Goel [38]
11Walid Ibrahim [27] [30] [32] [33] [34] [35]
12Peter M. Kelly [36] [37]
13Rudy Lauwereins [2]
14Sanja Lazarova-Molnar [30]
15Basheer A. M. Madappuram [37]
16Hanna E. Makaruk [5] [9]
17Rafic Z. Makki [35]
18Liam McDaid (L. J. McDaid) [36] [37]
19Jabulani Nyathi [26] [29]
20Thierry de Pauw [6] [12]
21J. A. Peperstraete [2]
22José M. Quintana [15] [19]
23Ray Robert Rydberg III [26]
24Lucian Sasu [16]
25Alexandre Schmid [38]
26Mawahib H. Sulieman [20] [21] [27] [28] [29]
27Suryanarayana Tatapudi [17]
28John G. Taylor [3] [4]
29Fergal Tuffy [36]
30Joos Vandewalle [2]
31Wei Wang [38]
32Artur Zawadski [25]

Colors in the list of coauthors

Copyright © Mon Mar 15 21:39:48 2010 by Michael Ley (ley@uni-trier.de)